


IN THE CLAIMS:

1. (currently amended): A driver circuit, having at least one input node for an input signal and at least one output node for an output signal, having one or more, preferably two, subdrivers, and having a feedback circuit, which has one or more evaluation circuits and one or more feedback capacitors, the evaluation circuit(s) being connected to the subdriver(s) and the feedback capacitor(s) respectively being provided between ~~[[an]]~~ the at least one output node of the driver circuit and an input node of ~~[[an]]~~ the evaluation circuit, the at least one evaluation circuit having a first inverter stage, coupled to the input node of the evaluation circuit, and a second inverter stage, ~~connected in series~~ coupled with the first inverter stage, the first inverter stage comprising at least a first transistor of a first polarity and a first transistor of a second polarity, the second polarity being different from the first polarity, wherein the control terminal of the first transistor of the first polarity and the control terminal of the first transistor of the second polarity are coupled to the input node of the evaluation circuit, wherein a second terminal of the first transistor of the first polarity and a second terminal of the first transistor of the second polarity are coupled to each other and to the input node of the evaluation circuit, wherein the second inverter stage comprises at least a second transistor of the first polarity and a second transistor of the second polarity, and wherein a second terminal of the second transistor of the first polarity and a second terminal of the second transistor of the second polarity are coupled to each other and to the input node for the input signal.

Respectfully submitted,

Dated: 11/28/03

By 
Jeffrey R. Stone (Reg. No. 47,976)
BRIGGS AND MORGAN, P.A.
2200 IDS Center
80 South Eighth Street
Minneapolis, MN 55402
(612) 977-8560

1583534v1